Low-frequency noise (LFN) has been investigated in Si and SiGe -gate nanowire (NW) PMOS FETs. 3-types of technological splits have been studied, including reference Si-on-insulator (SOI), SOI with SiGe source/drain (S/D), and SiGe-on-insulator (SGOI). Our results reveal SGOI NW largely improves I ON and is less impacted by S/D access resistance. Moreover, excellent quality of the oxide/channel interfaces with Hf-based high-k/metal gate is sustained in all the devices.
Introduction
Multigate (MG) architectures, such as NW FETs [1] [2] [3] [4] , are powerful solutions for upcoming CMOS technology nodes. In addition, the strain introduced for p-type channel by SiGe S/D [5] and/or SiGe channel [2, 6] formation is a key feature for further enhancement of PMOS performance. However, controlled quality of the 3D multiple interfaces with strain effect could be a critical issue. LFN measurement is an efficient diagnosis tool to assess the electrical properties of FETs, even in aggressively scaled MG architectures [2, [7] [8] [9] [10] . In this work, the oxide/channel interface properties are investigated in detail by LFN characterization for SOI and SGOI -gate NW PMOS FETs.
Devices, Measurements, and Results
The -gate NW PMOS FETs ( Fig.1 ) were fabricated starting from (001) SOI wafers with 12nm-thick Si (corresponding to the NW height H NW ) , and 145nm-thick BOX, using the top-down approach [3, 4] . Compressive strain has been introduced to the channel by Si 0. 8 (Fig.2) . SGOI NW demonstrates I d enhancement as high as +170% compared to SOI NW.
LFN measurements were performed at room temperature under a probe level using a semi-automatic noise measurement system by Synergy concept [11] . Normalized drain current noise spectra S Id /I d 2 as a function of frequency in the SOI and SGOI narrowest NWs show 1/f noise behavior at the threshold voltage operation (Fig.3) . 1/f noise can be interpreted by the CNF+CMF model (cf. (2) in Table I) [12, 13] as for NMOS NWs [9, 10] . Fig.4 2 curves is observed in all the devices. For SOI devices, a large roll-up of the noise level in strong inversion for both NW and wide FETs is also observed. This indicates the contribution from S/D series resistance R SD [14] . The worse S/D contact for PMOS than NMOS is generally attributed to less controllability of the boron dopant. The CNF+CMF model can be simply completed by considering the excess noise stemming from the S/D access region as (3) in Table I [14]. In Fig.5 , the S Id /I d 2 -I d plots above V t for SOI devices can be perfectly described by R SD impact. For both SiGe S/D and SGOI, the spectra in the NWs are well interpreted by considering both  sc µ eff and S Rsd terms, whereas for wide FETs the  sc µ eff term is dominant. The summarized  sc µ eff and S Rsd values clearly show the advantage of SGOI devices, and also agree with better R SD value for NWs. Extracted S Vfb by direct fitting method [9] exhibits roughly simple channel scaling effect, i.e. the noise level is inversely proportional to W top , for all the splits (Fig.6 ). The gate oxide trap density N t around quasi-Fermi energy level can be derived using S Vfb as (4) in Table I [13] . The computed N t values lie in same order for all the splits and in similar or lower order as previous reports regardless of the carrier type [5, [8] [9] [10] , and are not significantly altered by the W top scaling and the NW geometry (Fig.7a) . It is concluded that excellent oxide/interface quality is maintained in all the Si and SiGe channel devices down to the narrowest NW FETs. The contributions of top surface (Nt_top) and side-wall (Nt_side-wall) can further be assessed [9] (Fig.7b) . The (110) planes in side-walls are slightly better than the (100) top surface in all the devices, whereas strain technology does not largely degrade the interface quality.
Conclusions
The oxide/channel interface in ultra-scaled -gate NW PMOS FETs have been analyzed by LFN measurements. The CNF+CMF model with consideration of R SD impact perfectly assesses 3-types of technological variants. An excellent quality of the interface, with oxide trap density below 5×10 17 eV -1 cm -3 , is preserved for all the devices down to the narrowest NWs. We thus demonstrated that SGOI NW has powerful potential for high PMOS performances with significant I ON enhancement compared to SOI NW, while maintaining low R SD and good interfaces. 
